M·CORE
M·CORE is a low-power, RISC-based microcontroller architecture developed by Motorola (subsequently Freescale, now part of NXP), intended for use in embedded systems. Introduced in late 1997, the architecture combines a 32-bit internal data path with 16-bit instructions,[1] and includes a four-stage instruction pipeline. Initial implementations used a 360nm process and ran at 50 MHz.
M·CORE processors[2] employ a von Neumann architecture with shared program and data bus—executing instructions from within data memory is possible. Motorola engineers designed M·CORE to have low power consumption and high code density.[3]
References
- v
- t
- e
Processors | |
Industrial control unit |
|
---|---|
6800 family | |
68000 family | |
Embedded system 68k-variants | |
88000 | |
Floating-point coprocessors (FPUs) | |
Memory management units (MMU) | |
PowerPC family | |
ARM |
Microcontrollers | |
8-bit | |
---|---|
16/32-bit | |
24-bit |
|
32-bit |
|
This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it. |
- v
- t
- e